







This	 paper	 presents	 a	 scheduler	 for	 Data-Flow	 threads	 implemented	 in	 reconfigurable	 logic	 for	 being	
deployed	 on	 Reconfigurable	 MPSoCs	 (i.e.,	 Multi-Processing	 System	 on	 Chips	 with	 FPGA).	 "Data-Flow	
threads"	 (DF-Threads)	 is	 a	 novel	 execution	 model	 for	 mapping	 threads	 on	 local	 or	 distributed	 cores	
transparently	to	the	programmer.	This	model	is	capable	of	being	parallelized	massively	among	different	
cores	and	it	handles	even	hundreds	of	thousands	or	more	Data-Flow	threads,	and	their	associated	data	
frames,	 in	order	 to	distribute	 them	both	 in	a	 local	node	and	 through	 the	network	 to	other	nodes	 in	a	
transparent	way.	The	Hardware	Scheduler	(HS)	is	designed	for	being	used	in	Programmable	Logic	(PL)	of	







engineering	 community	 to	 shift	 to	 the	 multicore	 processors	 as	 an	 alternative	 way	 to	 improve	
performance	at	the	limited	power	budget.	
An	 increased	core	number	benefits	many	workloads,	but	programming	 limitations	 to	exploit	 full	
performance	still	remain	due	to	the	not	fully	exploited	parallelism.	According	to	Mondelli	et	al.	[2],	
the	Data-Flow	execution	model	 is	 capable	of	 taking	advantage	of	 the	 full	 parallelism	offered	by	

















GPP	cores	allow	us	 to	be	 suitable	 for	a	 large	 set	of	 applications	and	FPGAs	are	known	 for	 their	
reconfigurability	 and	 power	 efficiency,	 compared	 to	 software	 only	 designs,	 so	 that	 they	 are	 a	
suitable	 choice	 for	 being	 deployed	 in	 the	many-threads	 Data-Flow	 execution	models	 as	well	 as	
providing	 a	 spatial	 substrate	 for	 mapping	 Data-Flow	 threads.	 These	 models	 evolve	 around	 the	
optimizing	 of	 data	mobility	 and	 exploiting	massively	 parallelism	 among	 thousands	 of	 Data-Flow	
threads	to	offer	more	modularity	and	higher	performance	[5][6][7]	[8]	[9][15][16].	
Here	the	idea	is	to	detach	the	execution	of	the	Data-Flow	threads	from	its	scheduling,	reducing	the	
latency	of	 the	data	communication	and	 increase	 the	overall	performance	of	 the	execution.	 	We	
propose	 a	 scalable	 hardware	 scheduler	 (HS),	 implemented	mainly	 on	 the	 FPGA,	which	 provides	








































the	 speedup	 of	 the	 execution	 is	 reasonable	
good,	 specially	 increasing	 the	 number	 of	
nodes/GPPs	and	with	large	size	of	the	Matrix.	
The	 block	 size	 does	 not	 affect	 much	 the	
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